WHAT IS CLAIMED IS:

1. A method for forming shallow trench isolation structures, comprising:

forming a plurality of isolation trenches in a substrate, the isolation trenches separating active areas;

forming an insulation layer outwardly from the substrate, the insulation layer filling the isolation trenches and covering the active areas;

forming a planarization layer outwardly from the insulation layer; and

removing the planarization layer and the insulation layer down to a polished stop for the active areas.

2. The method of Claim 1, wherein removing the planarization layer and the insulation layer further comprises:

etching through the planarization layer and the insulation layer together at a substantially even rate down to a chemical mechanical polishing (CMP) depth outward from the active areas; and

chemically-mechanically polishing from the CMP depth down to the polish stop for the active areas.

- 3. The method of Claim 2, further comprising etching through the planarization layer and the insulation layer at the substantially even rate using a matched etch process that etches the planarization layer and the insulation layer at rates that differ by ten percent or less.
- 30 4. The method of Claim 3, wherein the matched etch comprises a resist etch back plasma etch.

DAL01:483926.1

10

25

- 5. The method of Claim 2, further comprising etching through the planarization layer and the insulation layer at the substantially even rate using a matched etch process that etches the planarization layer and the insulation layer at rates that differ by five percent or less.
- 6. The method of Claim 1, wherein the polish stop comprises a polish stop layer disposed outwardly of the active areas and further comprising removing the polish stop layer following the removal of the planarization layer and the insulation layer.
- 7. The method of Claim 6, further comprising etching a surface of the substrate to selectively remove the polish stop layer thereby forming active areas separated by isolation trench structures formed in the isolation trenches.
- 8. The method of Claim 6, wherein the polish stop layer comprises silicon nitride.
- 9. The method of Claim 1, wherein the insulation layer comprises silicon oxide.
- 25 10. The method of Claim 1, wherein the planarization layer comprises a resist material.
 - 11. The method of Claim 2, wherein the CMP depth is between 1,000 and 1,500 angstroms above the polish stop.
 - 12. The method of Claim 1, wherein the insulation layer is conformal.

DAL01:483926.1

10

30

13. A method for forming an integrated circuit, comprising:

forming a plurality of isolation trenches in a substrate, the isolation trenches separating active areas;

forming an insulation layer outwardly from the substrate, the insulation layer filling the isolation trenches and covering the active areas;

forming a planarization layer outwardly from the insulation layer;

etching through the planarization layer insulation layer together at a substantially even rate down to a chemical mechanical polishing (CMP) depth outward from the active areas;

chemically-mechanically polishing from the CMP depth down to a polish stop for the active areas; and

forming integrated circuit devices in the active areas to form an integrated circuit on the substrate.

- 14. The method of Claim 13, further comprising etching through the planarization layer and the insulation layer at the substantially even rate using a matched etch process that etches the planarization layer and the insulation layer at rates that differ by ten percent or less.
- The method of Claim 13, further comprising 15. etching through the planarization layer and the insulation layer at the substantially even rate using a matched etch process that etches the planarization layer and the insulation layer at rates that differ by five percent or less.

25

5

10

The state of the s

12

15 mg mg 15

16

- 16. The method of Claim 13, wherein the matched etch comprises a resist etch back plasma etch.
- 17. The method of Claim 13, wherein the polish stop comprises a polish stop layer disposed outwardly of the active areas and further comprising removing the polish stop layer following the chemical-mechanical polishing process.
- 18. The method of Claim 13, wherein the insulation layer comprises silicon oxide.
- 19. The method of Claim 13, wherein the planarization layer comprises a resist material.
- 20. The method of Claim 13, wherein the CMP depth is between 1,000 and 1,500 angstroms above the polish stop.

10

5

17

21. A method for forming shallow trench isolation structures, comprising:

forming a plurality of isolation trenches in a substrate, the isolation trenches separating active areas of the substrate;

forming an insulation layer outwardly from the substrate, the insulation layer filling the isolation trenches and covering the active areas;

forming a planarization layer outwardly from the insulation layer;

etching through the planarization layer and the insulation layer together at a substantially even rate down to an intermediate level with 1500 angstroms of a polish stop for the active areas using a matched etch process that etches the planarization layer and the insulation layer at rates that differ by ten percent or less; and

chemically-mechanically polishing from the intermediate level down to the polish stop for the active areas of the substrate.